Skip to main page content
U.S. flag

An official website of the United States government

Dot gov

The .gov means it’s official.
Federal government websites often end in .gov or .mil. Before sharing sensitive information, make sure you’re on a federal government site.

Https

The site is secure.
The https:// ensures that you are connecting to the official website and that any information you provide is encrypted and transmitted securely.

Access keys NCBI Homepage MyNCBI Homepage Main Content Main Navigation
Review
. 2019 Sep;573(7775):507-518.
doi: 10.1038/s41586-019-1573-9. Epub 2019 Sep 25.

Graphene and two-dimensional materials for silicon technology

Deji Akinwande  1 , Cedric Huyghebaert  2 , Ching-Hua Wang  3 , Martha I Serna  4 , Stijn Goossens  5 , Lain-Jong Li  6 , H-S Philip Wong  3   6 , Frank H L Koppens  5   7
Affiliations
Review

Graphene and two-dimensional materials for silicon technology

Deji Akinwande et al. Nature. 2019 Sep.

Abstract

The development of silicon semiconductor technology has produced breakthroughs in electronics-from the microprocessor in the late 1960s to early 1970s, to automation, computers and smartphones-by downscaling the physical size of devices and wires to the nanometre regime. Now, graphene and related two-dimensional (2D) materials offer prospects of unprecedented advances in device performance at the atomic limit, and a synergistic combination of 2D materials with silicon chips promises a heterogeneous platform to deliver massively enhanced potential based on silicon technology. Integration is achieved via three-dimensional monolithic construction of multifunctional high-rise 2D silicon chips, enabling enhanced performance by exploiting the vertical direction and the functional diversification of the silicon platform for applications in opto-electronics and sensing. Here we review the opportunities, progress and challenges of integrating atomically thin materials with silicon-based nanosystems, and also consider the prospects for computational and non-computational applications.

PubMed Disclaimer

References

    1. Theis, T. N. & Wong, H. P. The end of Moore’s Law: a new beginning for information technology. Comput. Sci. Eng. 19, 41–50 (2017). A comprehensive overview of device miniaturization and computing systems, and the developing opportunities at the process, device and architecture levels to advance computing and information technology.
    1. Dennard, R. H., Gaensslen, F. H., Rideout, V. L., Bassous, E. & LeBlanc, A. R. Design of ion-implanted MOSFET’s with very small physical dimensions. IEEE J. Solid-State Circuits 9, 256–268 (1974).
    1. Taur, Y., Wann, C. H. & Frank, D. J. 25nm CMOS design considerations. In Proc. IEEE International Electron Devices Meeting (IEDM) 789–792 (IEEE, 1998).
    1. Thompson, S. et al. A 90 nm logic technology featuring 50nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 μm2 SRAM cell. In Proc. 2002 IEEE International Electron Devices Meeting (IEDM) 61–64 (IEEE, 2002).
    1. Mistry, K. et al. A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry pattering, and 100% Pb-free packaging. In Proc. 2007 IEEE International Electron Devices Meeting (IEDM) 247–250 (IEEE, 2007).

Publication types

LinkOut - more resources