Skip to main page content
U.S. flag

An official website of the United States government

Dot gov

The .gov means it’s official.
Federal government websites often end in .gov or .mil. Before sharing sensitive information, make sure you’re on a federal government site.

Https

The site is secure.
The https:// ensures that you are connecting to the official website and that any information you provide is encrypted and transmitted securely.

Access keys NCBI Homepage MyNCBI Homepage Main Content Main Navigation
Editorial
. 2019 May 10;5(5):53.
doi: 10.3390/jimaging5050053.

Image Processing Using FPGAs

Donald G Bailey  1
Affiliations
Editorial

Image Processing Using FPGAs

Donald G Bailey. J Imaging. .

Abstract

Nine articles have been published in this Special Issue on image processing using field programmable gate arrays (FPGAs). The papers address a diverse range of topics relating to the application of FPGA technology to accelerate image processing tasks. The range includes: Custom processor design to reduce the programming burden; memory management for full frames, line buffers, and image border management; image segmentation through background modelling, online K-means clustering, and generalised Laplacian of Gaussian filtering; connected components analysis; and visually lossless image compression.

Keywords: compression; field programmable gate arrays (FPGA); hardware/software co-design; image analysis; image processing; memory management; segmentation.

PubMed Disclaimer

Conflict of interest statement

The author declares no conflict of interest.

References

    1. Siddiqui F., Amiri S., Minhas U.I., Deng T., Woods R., Rafferty K., Crookes D. FPGA-based processor acceleration for image processing applications. J. Imaging. 2019;5:16. doi: 10.3390/jimaging5010016. - DOI - PMC - PubMed
    1. Garcia P., Bhowmik D., Stewart R., Michaelson G., Wallace A. Optimized memory allocation and power minimization for FPGA-based image processing. J. Imaging. 2019;5:7. doi: 10.3390/jimaging5010007. - DOI - PMC - PubMed
    1. Shi R., Wong J.S., So H.K.H. High-throughput line buffer microarchitecture for arbitrary sized streaming image processing. J. Imaging. 2019;5:34. doi: 10.3390/jimaging5030034. - DOI - PMC - PubMed
    1. Bailey D.G., Ambikumar A.S. Border handling for 2D transpose filter structures on an FPGA. J. Imaging. 2018;4:138. doi: 10.3390/jimaging4120138. - DOI
    1. Chen A.T.Y., Gupta R., Borzenko A., Wang K.I.K., Biglari-Abhari M. Accelerating SuperBE with hardware/software co-design. J. Imaging. 2018;4:122. doi: 10.3390/jimaging4100122. - DOI

Publication types

LinkOut - more resources