CIM-Based Smart Pose Detection Sensors
- PMID: 35591180
- PMCID: PMC9102820
- DOI: 10.3390/s22093491
CIM-Based Smart Pose Detection Sensors
Abstract
The majority of digital sensors rely on von Neumann architecture microprocessors to process sampled data. When the sampled data require complex computation for 24×7, the processing element will a consume significant amount of energy and computation resources. Several new sensing algorithms use deep neural network algorithms and consume even more computation resources. High resource consumption prevents such systems for 24×7 deployment although they can deliver impressive results. This work adopts a Computing-In-Memory (CIM) device, which integrates a storage and analog processing unit to eliminate data movement, to process sampled data. This work designs and evaluates the CIM-based sensing framework for human pose recognition. The framework consists of uncertainty-aware training, activation function design, and CIM error model collection. The evaluation results show that the framework can improve the detection accuracy of three poses classification on CIM devices using binary weights from 33.3% to 91.5% while that on ideal CIM is 92.1%. Although on digital systems the accuracy is 98.7% with binary weight and 99.5% with floating weight, the energy consumption of executing 1 convolution layer on a CIM device is only 30,000 to 50,000 times less than the digital sensing system. Such a design can significantly reduce power consumption and enables battery-powered always-on sensors.
Keywords: analogy computing; non-ideality errors; smart sensors.
Conflict of interest statement
The authors declare no conflict of interest.
Figures
References
-
- Zhang J., Wang Z., Verma N. In-memory computation of a machine-learning classifier in a standard 6T SRAM array. IEEE J. Solid-State Circuits. 2017;52:915–924. doi: 10.1109/JSSC.2016.2642198. - DOI
-
- Chen Z., Chen X., Gu J. 15.3 A 65nm 3T Dynamic Analog RAM-Based Computing-in-Memory Macro and CNN Accelerator with Retention Enhancement, Adaptive Analog Sparsity and 44TOPS/W System Energy Efficiency; Proceedings of the 2021 IEEE International Solid-State Circuits Conference (ISSCC); San Francisco, CA, USA. 13–22 February 2021; pp. 240–242.
-
- Si X., Chen J.J., Tu Y.N., Huang W.H., Wang J.H., Chiu Y.C., Wei W.C., Wu S.Y., Sun X., Liu R., et al. A twin-8T SRAM computation-in-memory unit-macro for multibit CNN-based AI edge processors. IEEE J. Solid-State Circuits. 2019;55:189–202. doi: 10.1109/JSSC.2019.2952773. - DOI
MeSH terms
LinkOut - more resources
Full Text Sources
