Skip to main page content
U.S. flag

An official website of the United States government

Dot gov

The .gov means it’s official.
Federal government websites often end in .gov or .mil. Before sharing sensitive information, make sure you’re on a federal government site.

Https

The site is secure.
The https:// ensures that you are connecting to the official website and that any information you provide is encrypted and transmitted securely.

Access keys NCBI Homepage MyNCBI Homepage Main Content Main Navigation
. 2024 Jul;36(29):e2314274.
doi: 10.1002/adma.202314274. Epub 2024 May 1.

Boltzmann Switching MoS2 Metal-Semiconductor Field-Effect Transistors Enabled by Monolithic-Oxide-Gapped Metal Gates at the Schottky-Mott Limit

Affiliations

Boltzmann Switching MoS2 Metal-Semiconductor Field-Effect Transistors Enabled by Monolithic-Oxide-Gapped Metal Gates at the Schottky-Mott Limit

Yeon Ho Kim et al. Adv Mater. 2024 Jul.

Abstract

A gate stack that facilitates a high-quality interface and tight electrostatic control is crucial for realizing high-performance and low-power field-effect transistors (FETs). However, when constructing conventional metal-oxide-semiconductor structures with two-dimensional (2D) transition metal dichalcogenide channels, achieving these requirements becomes challenging due to inherent difficulties in obtaining high-quality gate dielectrics through native oxidation or film deposition. Here, a gate-dielectric-less device architecture of van der Waals Schottky gated metal-semiconductor FETs (vdW-SG MESFETs) using a molybdenum disulfide (MoS2) channel and surface-oxidized metal gates such as nickel and copper is reported. Benefiting from the strong SG coupling, these MESFETs operate at remarkably low gate voltages, <0.5 V. Notably, they also exhibit Boltzmann-limited switching behavior featured by a subthreshold swing of ≈60 mV dec-1 and negligible hysteresis. These ideal FET characteristics are attributed to the formation of a Fermi-level (EF) pinning-free gate stack at the Schottky-Mott limit. Furthermore, authors experimentally and theoretically confirm that EF depinning can be achieved by suppressing both metal-induced and disorder-induced gap states at the interface between the monolithic-oxide-gapped metal gate and the MoS2 channel. This work paves a new route for designing high-performance and energy-efficient 2D electronics.

Keywords: 2D semiconductors; Fermi‐level pinning; MoS2; low‐power electronics; metal–semiconductor field‐effect transistors.

PubMed Disclaimer

References

    1. Y. Zhao, K. Xu, F. Pan, C. Zhou, F. Zhou, Y. Chai, Adv. Funct. Mater. 2017, 27, 1603484.
    1. S. Das, A. Sebastian, E. Pop, C. J. McClellan, A. D. Franklin, T. Grasser, T. Knobloch, Y. Illarionov, A. V. Penumatcha, J. Appenzeller, Z. Chen, W. Zhu, I. Asselberghs, L.‐J. Li, U. E. Avci, N. Bhat, T. D. Anthopoulos, R. Singh, Nat. Electron. 2021, 4, 786.
    1. M. S. Choi, N. Ali, T. D. Ngo, H. Choi, B. Oh, H. Yang, W. J. Yoo, Adv. Mater. 2022, 34, 2202408.
    1. A. Pal, S. Zhang, T. Chavan, K. Agashiwala, C.‐H. Yeh, W. Cao, K. Banerjee, Adv. Mater. 2023, 35, 2109894.
    1. F. Wu, H. Tian, Y. Shen, Z. Hou, J. Ren, G. Gou, Y. Sun, Y. Yang, T.‐L. Ren, Nature 2022, 603, 259.